

# 規格書

## DataSheet

CUSTOMER :

Company Name

 Allied Vision

Model NO :

**FWB-PCIE1X11**

DESCRIPTION :

**Three ports FireWire 800(IEEE-1394b)  
to PCI Express Host Adapter**

Revision :

**1.1.&**

CUSTOMER APPROVED	APPROVAL	ENGINEER	ISSUE BY



**IOI Technology Corporation**

**映奧股份有限公司**

台北縣新店市寶橋路235巷125號4樓  
4F, No.125, Lane 235, Pao Chiao Road,  
Hsin Tian City, Taipei, Taiwan, R.O.C.  
TEL : 02-89191358 FAX : 02-89191359

## **Contents**

<b>Overview:</b>	3
- Introduction	
- Specification	
- Operating System Requirements	
- RoHS	
- Environmental Condition	
- Block Diagram	
<b>Silk Screen and Pictures:</b>	5
- Silk Screen of FWB-PCIE1X11 PCB	
- Picture of FWB-PCIE1X11	
<b>Mechanical Dimension:</b>	6
<b>Parts Information:</b>	
- <b>Connector</b>	
Datasheet of Bilingual Connector .....	7
Datasheet of Firewire Connector .....	8
Datasheet of PolySwitch .....	9
Datasheet of Wafer Connector .....	10
- <b>Integrated Circuit</b>	
Datasheet of XIO2213B .....	11
<b>RoHS Declaration Letter:</b>	14
<b>Certifications :</b>	15
- <b>CE</b>	
- <b>FCC</b>	

## Overview

### Highlight:

- ◆ Host Bus: 1-lane 2.5 Gb/s PCI Express
- ◆ Complies with 1394 OHCI draft 1.2
- ◆ Three external 1394 ports
- ◆ Supports Bilingual Plug port with Jackscrew Type 1394b Cable

### Introduction:

FWB-PCIE1X11 is designed with Texas Instruments XIO2213B controller. The Texas Instruments XIO2213B is a PCI Express to PCI translation bridge where the PCI bus interface is internally connected to a 1394b open host controller link-layer controller with a three-port 1394b PHY. The PCI-Express to PCI translation bridge is fully compatible with the PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0. Also, the bridge supports the standard PCI-to-PCI bridge programming model. The 1394b OHCI controller function is fully compatible with IEEE Standard 1394b and the latest 1394 Open Host Controller Interface (OHCI) Specification.

Deep FIFOs are provided to buffer 1394 data and accommodate large host bus latencies. The device provides physical write posting and a highly tuned physical data path for SBP-2 performance. The device is capable of transferring data between the PCI Express bus and the 1394 bus at 100M bits/s, 200M bits/s, 400M bits/s, and 800M bits/s.

FWB-PCIE1X11 provides full PCI Express and 1394b functionality and performance.

### Specification:

PCI Express:	<ul style="list-style-type: none"> <li>◆ Full x1 PCI Express Throughput</li> <li>◆ Fully Compliant with PCI Express Base Specification, Revision 1.1</li> <li>◆ Utilizes 100-MHz Differential PCI Express Common Reference Clock</li> </ul>
OHCI (Open Host Controller Interface):	<ul style="list-style-type: none"> <li>◆ Fully supports provisions of IEEE P1394b-2002</li> <li>◆ Fully Compliant With Provisions of IEEE Std 1394-1995 for a High-Performance Serial Bus and IEEE Std 1394a-2000</li> <li>◆ Fully Compliant with 1394 Open Host Controller Interface Specification, Revision 1.1 and Revision 1.2 draft</li> <li>◆ Three IEEE Std 1394b Fully Compliant Cable Ports at 100M Bits/s, 200M Bits/s, 400M Bits/s, and 800M Bits/s</li> <li>◆ Cable Ports Monitor Line Conditions for Active Connection To Remote Node</li> <li>◆ Cable Power Presence Monitoring</li> <li>◆ EEPROM Configuration Support to Load the Global Unique ID for the 1394 Fabric</li> <li>◆ Active State Link Power Management Saves Power When Packet Activity on the PCI Express™ Link is Idle, Using Both L0s and L1 States</li> <li>◆ Support for D1, D2, D3hot</li> </ul>
Number of Ports:	<p><b>FWB-PCIE1X11A:</b> Two Bilingual IEEE Std 1394b-2002 Cable Ports One FireWire IEEE Std 1394a-2000 Cable Port</p> <p><b>FWB-PCIE1X11B:</b> Three Bilingual IEEE Std 1394b-2002 Cable Ports</p>
Bus Power Connector:	Big IDE 4-pin DC Power Connector

## Operating System Requirements:

The 1394b function (host driver) is supported (built in) by the following OS:

- Windows 2000 SP4 or later
- Windows XP SP2 or later
- Windows Vista SP1 or later
- Windows 8 and 8.1
- Mac OS 10.4 or later
- Linux kernel 2.6.23 or later.

## RoHS:


This Host Adapter is satisfied with RoHS regulations. Material of solder is satisfied with following definition.

	Material of solder
Solder Paste	SN-3.0AG-0.5CU
Flow and hand soldering	SN-0.7CU+NI

## Environmental Condition:


Operating free-air temperature: 0 ~ 65 degree C  
 Storage temperature range: -20 ~ 100 degree C  
 Humidity Operating : 0 ~ 80% RH, Non-condensing

## Block Diagram :



## Silk Screen and Pictures

### Silk Screen of FWB-PCIE1x11 P.C.B. :



### Picture of FWB-PCIE1x11 :

FWB-PCIE1X11A

Top View




Front View



Bottom View

GUID Sticker



S/N Sticker

FWB-PCIE1X11B

Top View





Front View





Bottom View





# Mechanical Dimension



# Datasheet of Bilingual Connector



# Datasheet of Firewire Connector






# Datasheet of non-linear Thermistor

REV	DATE	REMARK

### Maximum Electrical Ratings

Operating Voltage / Interrupt Current  
 33V / 40A  
 12V / 60A  
 5V / 125A

Marking:



### Notes:

- All metal surfaces are tin plated.
- Devices cannot be wave soldered.
- Drawing not to scale.

TABLE I. DIMENSIONS:

	A		B		C		D		E		F		G		H
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN
mm	8.00	9.40	—	3.00	6.0	6.71	0.56	0.71	0.56	0.71	3.68	3.94	0.66	1.37	0.43
in*	(0.315)	(0.370)	—	(0.118)	(0.236)	(0.264)	(0.022)	(0.028)	(0.022)	(0.028)	(0.145)	(0.155)	(0.026)	(0.054)	(0.017)

\*Rounded off approximation

TABLE II. PERFORMANCE RATINGS:

CURRENT RATINGS**						TIME TO TRIP**	RESISTANCE VALUES	TRIPPED-STATE POWER DISSIPATION**	
AMPS AT 0°C		AMPS AT 20°C		AMPS AT 50°C		SECONDS AT 20°C, 8 0A MAX	OHMS AT 20°C	WATTS AT 20°C	
HOLD	TRIP	HOLD	TRIP	HOLD	TRIP		MIN	MAX*	
1.80	3.60	1.50	3.00	0.99	1.98	5	0.080	0.230	1.9

\* Maximum resistance is measured both 1 hour post reflow and 1 hour post trip.  
 \*\* Values specified were determined using PCB's with 0.070 X1.5 ounce copper traces.

### Reference Documents:

- Precedence: PS300, E.N. SMD 1.0x  
 Effectivity: This specification takes precedence over documents referenced herein.  
 Reference documents shall be the issue in effect on the date of invitation for bid.  
 CAUTION: Operation beyond the rated voltage or current may result in rupture, electrical arcing or flame.

### TOLERANCES UNLESS NOTED

DECIMAL	XXX	±0.10
DECIMAL	XXX	±0.15
DECIMAL	XX	±0.15
DECIMAL	X	±0.20
ANGULAR		±1°



**IOI TECHNOLOGY CORPORATION**

File Name	PU-S0005	Date	Rev
Model No.	PU-S0005	Part No.	PU-S0005
Scale	NONE	Material	NONE
Units	m m	Finish	NONE
Sheet	1 of 2	Approval	A4






THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF IOI Technology Corporation AND ANY REPRODUCTION WITHOUT OUR WRITTEN PERMISSION IS PROHIBITED.

# Datasheet of Wafer Connector

REV	DATE	REMARK

## Features/Specifications:

- UL 94V-2 nylon 66, Natural color
- Pins: Phosphor bronze Thickness 0.25mm
- Plating tin
- Two P.C tail lengths
- Voltage Rating: 250V AC (R.M.S)
- Current Rating: 6.5 amperes
- Dielectric Withstanding Voltage: 1500 VAC for 60 sec.
- Insulation Resistance: 500 megohms milliohms
- Contact Resistance: 10 milliohms maximum
- Ambient Temperature Range: -40°C to 105°C



### Ordering Information

Model No.	P.C Tail Length
CO-M0019	3.6±0.5mm

### TOLERANCES UNLESS NOTED

DECIMAL	XXX	±0.10
DECIMAL	XX	±0.15
DECIMAL	XX	±0.15
DECIMAL	X	±0.20
ANGULAR		±1°



**IOI TECHNOLOGY CORPORATION**

Model No.	Scale	Part No.	Rev
CO-M0019	NONE	CO-M0019	1.0
Sheet 1 of 2	Units	Material	Drawn
	m.m	NONE	Y-0562
		Finish	Approval
		NONE	A4

THIS DOCUMENT CONTAINS PROPRIETARY INFORMATION OF IOI Technology Corporation AND ANY REPRODUCTION WITHOUT OUR WRITTEN PERMISSION IS PROHIBITED. ( )

## 1 Introduction

### 1.1 XIO2213B Features

- Full ×1 PCI Express™ (PCIe) Throughput
- Fully Compliant With PCI Express Base Specification, Revision 1.1
- Utilizes 100-MHz Differential PCI Express Common Reference Clock or 125-MHz Single-Ended Reference Clock
- Fully Supports Provisions of IEEE Std P1394b-2002
- Fully Compliant With Provisions of IEEE Std 1394-1995 for a High-Performance Serial Bus and IEEE Std 1394a-2000
- Fully Compliant With 1394 Open Host Controller Interface (OHCI) Specification, Revision 1.1 and Revision 1.2 Draft
- Three IEEE Std 1394b Fully Compliant Cable Ports at 100M Bit/s, 200M Bit/s, 400M Bit/s, and 800M Bit/s
- Cable Ports Monitor Line Conditions for Active Connection to Remote Node
- Cable Power Presence Monitoring
- EEPROM Configuration Support to Load Global Unique ID for 1394 Fabric
- Support for D1, D2, D3<sub>hot</sub>
- Active-State Link Power Management Saves Power When Packet Activity on the PCI Express Link Is Idle, Using Both L0s and L1 States
- Eight 3.3-V Multifunction General-Purpose I/O (GPIO) Terminals



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this document.

OHCI-Lynx is a trademark of Texas Instruments.  
PCI Express is a trademark of PCI-SIG.

## 2 Overview

The Texas Instruments XIO2213B is a single-function PCI Express™ (PCIe) to PCI local bus translation bridge, where the PCI bus interface is internally connected to a 1394b open host controller/link-layer controller with a 3-port 1394b physical layer (PHY). When the XIO2213B is properly configured, this solution provides full PCIe and 1394b functionality and performance.

### 2.1 Description

The TI XIO2213B is a PCIe to PCI translation bridge, where the PCI bus interface is internally connected to a 1394b open host controller/link-layer controller with a 3-port 1394b PHY. The PCIe to PCI translation bridge is fully compatible with the PCI Express to PCI/PCI-X Bridge Specification, Revision 1.0. Also, the bridge supports the standard PCI-to-PCI bridge programming model. The 1394b OHCI controller function is fully compatible with IEEE Std 1394b and the latest 1394 Open Host Controller Interface (OHCI) Specification.

The XIO2213B simultaneously supports up to four posted write transactions, four nonposted transactions, and four completion transactions pending in each direction at any time. Each posted write data queue and completion data queue can store up to 8K bytes of data. The nonposted data queues can store up to 128 bytes of data.

The PCIe interface supports a  $\times 1$  link operating at full 250 Mbit/s packet throughput in each direction simultaneously. Also, the bridge supports the advanced error reporting capability including ECRC as defined in the PCI Express Base Specification, Revision 1.1. Supplemental firmware or software is required to fully utilize both of these features.

Robust pipeline architecture is implemented to minimize system latency. If parity errors are detected, packet poisoning is supported for both upstream and downstream operations.

PCIe power management (PM) features include active-state link PM, PME mechanisms, and all conventional PCI D states. If the active-state link PM is enabled, the link automatically saves power when idle using the L0s and L1 states. PM active-state NAK, PM PME, and PME-to-ACK messages are supported. The bridge is compliant with the latest PCI Bus Power Management Specification and provides several low-power modes, which enable the host power system to further reduce power consumption.

Eight general-purpose inputs and outputs (GPIOs), configured through accesses to the PCIe configuration space, allow for further system control and customization.

Deep FIFOs are provided to buffer 1394 data and accommodate large host bus latencies. The device provides physical write posting and a highly tuned physical data path for SBP-2 performance. The device is capable of transferring data between the PCIe bus and the 1394 bus at 100M bit/s, 200M bit/s, 400M bit/s, and 800M bit/s. The device provides three 1394 ports that have separate cable bias (TPBIAS).

As required by the 1394 Open Host Controller Interface (OHCI) Specification, internal control registers are memory mapped and nonprefetchable. This configuration header is accessed through configuration cycles specified by PCIe, and it provides plug-and-play (PnP) compatibility.

The PHY provides the digital and analog transceiver functions needed to implement a 3-port node in a cable-based 1394 network. Each cable port incorporates two differential line transceivers. The transceivers include circuitry to monitor the line conditions as needed for determining connection status, for initialization and arbitration, and for packet reception and transmission. An optional external 2-wire serial EEPROM interface is provided to load the global unique ID for the 1394 fabric.

The XIO2213B requires an external 98.304-MHz crystal oscillator to generate a reference clock. The external clock drives an internal phase-locked loop (PLL), which generates the required reference signal. This reference signal provides the clock signals that control transmission of the outbound encoded information. The power-down (PD) function, when enabled by asserting the PD terminal high, stops operation of the PLL. Data bits to be transmitted through the cable ports are latched internally, combined serially, encoded, and transmitted at 98.304, 196.608, 393.216, 491.52, or 983.04 Mbit/s (referred to as S100, S200, S400, S400B, or S800 speed, respectively) as the outbound information stream.

To ensure that the XIO2213B conforms to IEEE Std 1394b-2002, the BMODE terminal must be asserted. The BMODE terminal does not select the cable-interface mode of operation. BMODE selects the internal PHY-section/LLC-section interface mode of operation and affects the arbitration modes on the cable. BMODE must be pulled high during normal operation.

Three package terminals are used as inputs to set the default value for three configuration status bits in the self-ID packet. They can be pulled high through a 1-k $\Omega$  resistor or hardwired low as a function of the equipment design. The PC0, PC1, and PC2 terminals indicate the default power class status for the node (the need for power from the cable or the ability to supply power to the cable). The contender bit in the PHY register set indicates that the node is a contender either for the isochronous resource manager (IRM) or for the bus manager (BM). On the XIO2213B, this bit can only be set by a write to the PHY register set. If a node is to be a contender for IRM or BM, the node software must set this bit in the PHY register set.